High Voltage SWITCHMODE Series DPAK For Surface Mount Applications

This device is designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. It is particularly suited for 115 and 220 V SWITCHMODE applications such as switching regulators, inverters, motor controls, solenoid/relay drivers and deflection circuits.

- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Straight Lead Version in Plastic Sleeves ("-1" Suffix)
- Lead Formed Version in 16 mm Tape and Reel ("T4" Suffix)
- Reverse Biased SOA with Inductive Loads @ T_C = 100°C
- Inductive Switching Matrix 0.5 to 1.5 Amp, 25 and 100°C...

t_c @ 1.0 A,

100°C is 290 ns (Typ)

- 700 V Blocking Capability
- Switching and SOA Applications Information
- Electrically Similar to the Popular MJE13003

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	Vdc
Collector-Emitter Voltage	V _{CEV}	700	Vdc
Emitter Base Voltage	V _{EBO}	9	Vdc
Collector Current — Continuous — Peak (1)	I _C	1.5 3	Adc
Base Current — Continuous — Peak (1)	I _B	0.75 1.5	Adc
Emitter Current — Continuous — Peak (1)	I _E	2.25 4.5	Adc
Total Power Dissipation @ T _A = 25°C (2) Derate above 25°C	P _D	1.56 0.0125	Watts W/°C
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	15 0.12	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{ heta JC}$	8.33	°C/W
Thermal Resistance, Junction to Ambient (2)	$R_{ heta JA}$	80	°C/W
Maximum Lead Temperature for Soldering Purposes	T _L	260	°C

- (1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.
- (2) When surface mounted on minimum pad sizes recommended.



ON Semiconductor®

http://onsemi.com

NPN SILICON
POWER TRANSISTOR
1.5 AMPERES
400 VOLTS, 15 WATTS




CASE 369A-13



CASE 369-07

MINIMUM PAD SIZES RECOMMENDED FOR SURFACE MOUNTED APPLICATIONS



ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERIST	ICS (1)	·				
Collector-Emitter Sus (I _C = 10 mA, I _B = 0	V _{CEO(sus)}	400	_	_	Vdc	
Collector Cutoff Curre (V _{CEV} = Rated Valu (V _{CEV} = Rated Valu	I _{CEV}	_ _	_ _	0.1 2	mAdo	
Emitter Cutoff Curren (V _{EB} = 9 Vdc, I _C =		I _{EBO}	_	_	1	mAdo
SECOND BREAKDOV	/N					
Second Breakdown 0	Collector Current with Base Forward Biased	I _{S/b}	See Figure 11		11	
Clamped Inductive S	OA with Base Reverse Biased	RBSOA	S	ee Figure	12	
ON CHARACTERISTIC	CS (1)		· •			I
DC Current Gain $ \begin{aligned} (I_C = 0.5 \text{ Adc, V}_{CE} \\ (I_C = 1 \text{ Adc, V}_{CE} = 0.5 \text{ Adc, V}_{CE} \end{aligned} $,	h _{FE}	8 5	_	40 25	_
Collector–Emitter Sat ($I_C = 0.5$ Adc, $I_B = 0.0$) ($I_C = 1$ Adc, $I_B = 0.0$) ($I_C = 1.5$ Adc, $I_B = 0.0$) ($I_C = 1.5$ Adc, $I_B = 0.0$)	V _{CE(sat)}	_ _ _ _	_ _ _ _	0.5 1 3 1	Vdc	
Base-Emitter Saturat ($I_C = 0.5 \text{ Adc}$, $I_B = 0.00$ ($I_C = 1 \text{ Adc}$, $I_B = 0.00$ ($I_C = 1 \text{ Adc}$, $I_B = 0.00$	V _{BE(sat)}	_ _ _	_ _ _	1 1.2 1.1	Vdc	
OYNAMIC CHARACTE	ERISTICS					
Current-Gain — Ban (I _C = 100 mAdc, V _C	f _T	4	10	_	MHz	
Output Capacitance (V _{CB} = 10 Vdc, I _E =	C _{ob}		21		pF	
SWITCHING CHARAC	TERISTICS					
Resistive Load (Tab	le 1)					
Delay Time		t _d	_	0.05	0.1	μs
Rise Time	$V_{CC} = 125 \text{ Vdc}, I_C = 1 \text{ A},$	t _r	_	0.5	1	μS
Storage Time	$I_{B1} = I_{B2} = 0.2 \text{ A, t}_p = 25 \mu\text{s,}$ Duty Cycle 1%	ts	_	2	4	μs
Fall Time	t _f		0.4	0.7	μs	
Inductive Load, Clar	mped (Table 1, Figure 13)	l	ı	ı	1	1
Storage Time	1 1 1 1 1 1 200 1/45	t _{sv}	_	1.7	4	μS
Crossover Time	$I_C = 1 \text{ A}, V_{clamp} = 300 \text{ Vdc},$ $I_{B1} = 0.2 \text{ A}, V_{BE(off)} = 5 \text{ Vdc},$	t _c	_	0.29	0.75	μS
Fall Time	$T_C = 100^{\circ}C$	te		0.15		

⁽¹⁾ Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Base-Emitter Voltage




Figure 4. Collector-Emitter Saturation Region




Figure 5. Collector Cutoff Region




Figure 6. Capacitance

Table 1. Test Conditions For Dynamic Performance

NEVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING S NA93 33	
NHR826 NHR826 N	D.U.T. SCOPE
NOTE: O.02 µF 270 WW And V _{CC} Adjusted for Desired I _C R _B Adjusted for Desired I _{B1} W O-V _{BE} (off)	-4 ∨ =
R _C =1	1N5820 OR EQUIV.
TIM- to Volamp	-8.5 V




Figure 7. Inductive Switching Measurements

Table 2. Typical Inductive Switching Performance

I _C	T _C	t _{sv}	t _{rv}	t _{fi}	t _{ti}	t _c
AMP	°C	μ s	μs	µs	µs	µs
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28

NOTE: All Data Recorded in the Inductive Switching Circuit in Table 1

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

 t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

 t_{rv} = Voltage Rise Time, 10–90% V_{elamp}

 t_{fi} = Current Fall Time, 90–10% I_C

 t_{ti} = Current Tail, 10-2% I_C

 t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the equation:

$$P_{SWT} = 1/2 V_{CC}I_C(t_c)f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25° C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100° C.


RESISTIVE SWITCHING PERFORMANCE



10 7 V_{CC} = 125 V $I_C/I_B = 5$ 5 $T_J = 25^{\circ}C$ 3 2 t, TIME (µs) 0.7 0.5 0.3 0.2 0.1 0.02 0.03 0.05 0.07 0.1 0.2 0.3 0.5 0.7 2 I_C, COLLECTOR CURRENT (AMP)

Figure 8. Turn-On Time

Figure 9. Turn-Off Time



The Sale Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.




Figure 11. Active Region Safe Operating Area




Figure 12. Reverse Bias Safe Operating Area

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}$ C. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by applying curves on Figure 13.

 $T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives RBSOA characteristics.





Figure 13. Power Derating

PACKAGE DIMENSIONS

CASE 369A-13 ISSUE W



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.180	BSC	4.58 BSC	
Н	0.034	0.040	0.87	1.01
7	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29	BSC
R	0.175	0.215	4.45	5.46
S	0.020	0.050	0.51	1.27
5	0.020	1	0.51	
٧	0.030	0.050	0.77	1.27
Z	0.138		3.51	

STYLE	1:	
PIN	1.	BA
	2	CO




GATE

ANODE CATHODE ANODE

PACKAGE DIMENSIONS

CASE 369-07 ISSUE K



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.090 BSC		2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.175	0.215	4.45	5.46
S	0.050	0.090	1.27	2.28
V	0.030	0.050	0.77	1.27

'emiconductor, I'

Jemarks

Y, rer STYLE 1: PIN 1. BASE COLLECTOR 2. EMITTER 3. COLLECTOR

STYLE 5: PIN 1. GATE ANODE CATHODE 3. ANODE

SWITCHMODE are trademarks of ON Semiconductor, Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative